A Low-Distortion Modulator Driver With Over 6.5-V<sub>pp</sub> Differential Output Swing and Bandwidth Above 60 GHz in a 130-nm SiGe BiCMOS Technology

نویسندگان

چکیده

Optimizing a modulator driver for linear and high-speed operation, while simultaneously achieving high output voltage swing is very challenging. This paper investigates the design of highly-linear, high-bandwidth yet power-efficient Mach-Zehnder based on breakdown doubler concept, which overcomes transistors&#x2019; physical limitations enables swings twice as conventional differential pair amplifiers can provide. The low-power was enabled by use an open-collector topology stage well employing resistors instead current mirrors in order to provide bias currents emitter-follower (EF) stages. We show that means this EF implementation approach, power consumption be reduced 19% without sacrificing circuit&#x2019;s bandwidth linearity. achieves peak-to-peak above 6.5 Vpp,d consumes 670 mW DC power, being one most drivers literature. 3-dB 61.2 GHz total harmonic distortion 1%, measured at 1 Vpp,d. To best authors&#x2019; knowledge, these are highest linearity reported literature with bandwidths 40 GHz.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A 32 GHz Low-Power Low-Phase-Noise VCO Implemented in SiGe BiCMOS Technology

—A low-phase-noise, low-power Ka-band VoltageControlled Oscillator (VCO) using cross-coupled pair configuration is presented. The Ka-band VCO circuit uses 0.18 μm SiGe BiCMOS technology. The VCO has low phase noise of -114.6 dBc/Hz at 1 MHz offset from 32.12 GHz carrier frequency and can be tuned from 30.17 to 33.48 GHz. The figure of merit is -202.1 dBc/Hz. The power consumption of the VCO wi...

متن کامل

A 12-GHz high output power amplifier using 0.18µm SiGe BiCMOS for low power applications

This paper presents a fixed gain high output power amplifier with performance determined by using on-wafer measurement. The amplifier is fully differential based on inductive load and resistive degeneration which is designed using a 0.18 μm SiGe BiCMOS process. The amplifier achieves power gain of 7.2 dB, 3-dB bandwidth of 2.06 GHz, operating frequency of 12 GHz, power consumption of 12 mW usin...

متن کامل

Design of a Very Low-power, Low-cost 60 GHz Receiver Front-End Implemented in 65 nm CMOS Technology

The research on the design of receiver front-ends for very high data-rate communication in the 60 GHz band in nanoscale CMOS technologies is going on for some time now. While a multitude of 60 GHz front-ends have been published in recent years, they are not consequently optimized for low power consumption. Thus, these front-ends dissipate too much power for battery-powered applications like han...

متن کامل

An 8 – 18 GHz Wideband SiGe BiCMOS Low Noise Amplifier

In this paper, an 8 – 18 GHz wideband low noise amplifier (LNA) with an active balun fabricated in a 0.13-μm SiGe BiCMOS technology was presented. The LNA achieves 16dB of gain with 1.5 dB variation over the 8GHz to 18 GHz frequency band and a matched input with less than -9 dB of reflection. The minimum noise figure (NF) is 5 dB at 8GHz and increases to 6 dB at 18GHz. The measured IIP3 is -15-...

متن کامل

An 11 GS/s 1.1 GHz Bandwidth Interleaved ΔΣ DAC for 60 GHz Radio in 65 nm CMOS

This work presents an 11 GS/s 1.1 GHz bandwidth interleaved ∆Σ DAC in 65 nm CMOS for the 60-GHz radio baseband. The high sample rate is achieved by using a two-channel interleaved MASH 1-1 architecture with a 4-bit output resulting in a predominantly digital DAC with only fifteen analog current cells. Two-channel interleaving allows the use of a single clock for the logic and the multiplexing w...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Access

سال: 2022

ISSN: ['2169-3536']

DOI: https://doi.org/10.1109/access.2022.3192867